

SKJERVEN
MORRILL
MACPHERSON
FRANKLIN
& FRIEL LLP

12-22-99

Docket No.: M-7947 US

December 10, 1999

Box Patent Application
Assistant Commissioner for Patents
Washington, D. C. 20231

Enclosed herewith for filing is a patent application, as follows:

Inventors: Pang, Chan-Sui; Ma, Yueh Yale

Title: Dual-Bit Double-Polysilicon Source-Side Injection Flash EEPROM Cell

☒ Return Receipt Postcard
☒ This Transmittal Letter (in duplicate)
23 pages Specification (not including claims)
8 pages Claims
1 page Abstract
3 pages Declaration For Patent Application and Power of Attorney
6 Sheets of Drawings (Figs. 1A,1B,2,3,4A,4B,4C,5A,5B,6)
page(s) Recordation Form Cover Sheet (in duplicate)
page(s) Assignment
4 pages Verified Statement Claiming Small Entity Status (37 CFR 1.9(f) & 1.27(b))--
Independent Inventor
page(s) Verified Statement Claiming Small Entity Status (37 CFR 1.9(f) & 1.27(c))--Small
Business Concern
page(s) Verified Statement Claiming Small Entity Status (37 CFR 1.9(f) & 1.27(d))--
Nonprofit
Organization
page(s) PTO Form 1449 citing references
☐ Copy(ies) of Cited References submitted
☐ Other:

CLAIMS AS FILED (fees computed under §1.9(f))

For	Number Filed		Number Extra		Rate		Basic Fee
Total Claims	36	-20 =	16	x	\$ 9.00	=	\$ 144.00
Independent Claims	3	-3 =	0	x	\$39.00	=	\$ 0.00
<input type="checkbox"/>	Application contains one or more multiple dependent claims (total fee)						\$
<input type="checkbox"/>	Fee for Request for Extension of Time						\$
<input type="checkbox"/>							

Please make the following charges to Deposit Account 19-2386:

- ☒ Total fee for filing the patent application in the amount of \$ 524.00
☒ The Commissioner is hereby authorized to charge any additional fees which may be
required, or credit any overpayment to Deposit Account 19-2386.

25 Metro Drive, Suite 700
San Jose, CA 95110
Phone 408 453-9200
Fax 408 453-7979

Austin, TX
Newport Beach, CA
San Francisco, CA

EXPRESS MAIL LABEL
NO:

EM463448913US

Respectfully submitted,

Barmak S. Sani
Barmak S. Sani
Attorney for Applicants
Reg. No. 45,068

jc135 U.S. PTO
09/467141
12/10/99

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Pang, Chan-Sui; Ma, Yueh Yale
Title: DUAL-BIT DOUBLE-POLYSILICON SOURCE-SIDE INJECTION
FLASH EEPROM CELL
Serial No.: Unassigned Filed: Herewith
Examiner: Unassigned Group Art Unit: Unassigned
Docket No.: M-7947 US

BOX PATENT APPLICATION
ASSISTANT COMMISSIONER FOR PATENTS
Washington, D. C. 20231

**VERIFIED STATEMENT CLAIMING SMALL ENTITY STATUS
(37 CFR 1.9(f) & 1.27(b))--INDEPENDENT INVENTOR**

Dear Sir:

The undersigned Applicant for the above application hereby states in accordance with 37 CFR Sections 1.9 and 1.27 that he is an independent inventor who has not assigned, granted, conveyed or licensed, and who is under no obligation under contract or law to assign, grant, convey, or license, any rights in the invention described in the above application to any person who would not qualify as an independent inventor under 37 CFR 1.9(b) if that person had made the invention, or to any concern which would not qualify as a Small Business Concern under 37 CFR 1.9(c) or a nonprofit organization under 37 CFR Section 1.9 (d).

I declare that all statements made herein of my own knowledge are true, all statements made herein on information and belief are believed to be true, and all statements made herein are made with the knowledge that whoever, in any matter within the jurisdiction of the Patent and Trademark Office, knowingly and willfully falsifies, conceals, or covers up by any trick, scheme, or device a material fact, or makes any false, fictitious or fraudulent statements or representations, or makes or uses any false writing or document knowing the same to contain any false, fictitious or fraudulent statement or entry, shall be subject to the penalties including fine or imprisonment or both as set forth under 18 U.S.C. 1001, and that violations of this

LAW OFFICES OF
SKJERVEN, MORRILL,
MacPHERSON, FRANKLIN
& FRIEL LLP

25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979

paragraph may jeopardize the validity of the application or this document, or the validity or enforceability of any patent, trademark registration, or certificate resulting therefrom.

Dated: 12/10/99

Respectfully submitted,



Yueh Yale Ma

Address:
12471 Barley Hill
Los Altos Hills, CA 94024

LAW OFFICES OF
SKJERVEN, MORRILL,
MacPHERSON, FRANKLIN
& FRIEL LLP

25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Pang, Chan-Sui; Ma, Yueh Yale
Title: DUAL-BIT DOUBLE-POLYSILICON SOURCE-SIDE INJECTION
FLASH EEPROM CELL
Serial No.: Unassigned Filed: Herewith
Examiner: Unassigned Group Art Unit: Unassigned
Docket No.: M-7947 US

BOX PATENT APPLICATION
ASSISTANT COMMISSIONER FOR PATENTS
Washington, D. C. 20231

**VERIFIED STATEMENT CLAIMING SMALL ENTITY STATUS
(37 CFR 1.9(f) & 1.27(b))--INDEPENDENT INVENTOR**

Dear Sir:

The undersigned Applicant for the above application hereby states in accordance with 37 CFR Sections 1.9 and 1.27 that he is an independent inventor who has not assigned, granted, conveyed or licensed, and who is under no obligation under contract or law to assign, grant, convey, or license, any rights in the invention described in the above application to any person who would not qualify as an independent inventor under 37 CFR 1.9(b) if that person had made the invention, or to any concern which would not qualify as a Small Business Concern under 37 CFR 1.9(c) or a nonprofit organization under 37 CFR Section 1.9 (d).

I declare that all statements made herein of my own knowledge are true, all statements made herein on information and belief are believed to be true, and all statements made herein are made with the knowledge that whoever, in any matter within the jurisdiction of the Patent and Trademark Office, knowingly and willfully falsifies, conceals, or covers up by any trick, scheme, or device a material fact, or makes any false, fictitious or fraudulent statements or representations, or makes or uses any false writing or document knowing the same to contain any false, fictitious or fraudulent statement or entry, shall be subject to the penalties including fine or imprisonment or both as set forth under 18 U.S.C. 1001, and that violations of this

LAW OFFICES OF
SKJERVEN, MORRILL,
MacPHERSON, FRANKLIN
& FRIEL LLP

25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979

paragraph may jeopardize the validity of the application or this document, or the validity or enforceability of any patent, trademark registration, or certificate resulting therefrom.

Dated: Dec. 10. 1999

Respectfully submitted,

Chan-Sui Pang
Chan-Sui Pang

Address:
1078 Fuchsia Drive
Sunnyvale, CA 94086

LAW OFFICES OF
SKJERVEN, MORRILL,
MacPHERSON, FRANKLIN
& FRIEL LLP

25 METRO DRIVE
SUITE 700
SAN JOSE, CA 95110
(408) 453-9200
FAX (408) 453-7979

**DUAL-BIT DOUBLE-POLYSILICON SOURCE-SIDE INJECTION
FLASH EEPROM CELL**

5 Chan-Sui Pang
Yueh Yale Ma

FIELD OF THE INVENTION

10 This invention relates to semiconductor non-volatile memory devices, and more particularly to a dual-bit source-side injection cell which has two floating gates for storing two bits of information.

DESCRIPTION OF THE RELATED ART

15 There are two types of hot-electron injection flash EEPROM cells, classified by the location of the charge injection in the programming mode. They are commonly referred to as "drain-side" and "source-side" injection cells. In a drain-side injection cell,
20 electrons are injected onto the floating gate from a region in the source-drain channel near the drain junction; while in a source-side injection cell, electrons are injected onto the floating gate from a region in the source-drain channel near the source
25 junction.

Source-side injection cell has superior programming characteristics because it requires substantially lower programming current than the drain-side injection cell. Therefore, source-side injection
30 cells are more suitable for low power and low voltage applications.

Figs. 1A and 1B are cross-section views of two
35 types of source-side injection cells. Fig. 1A shows a triple-polysilicon source-side injection cell 100

disclosed in the U.S. Patent 5,280,446 by Ma et al., incorporated herein by reference. Fig. 1B shows a double-polysilicon cell 150 disclosed in U.S. Patent 5,029,130 by Yeh, incorporated herein by reference. A
5 common feature of the cell structures 100 and 150 is that the channel between the source and drain junctions is covered partly by a floating gate and partly by a select-gate. Such structures are commonly referred to as a split-gate structure.

10

A structural difference between cells 100 and 150 is that the triply-polysilicon cell 100 has five operating terminals (select-gate 101, control-gate 102, drain 104, source 105, and substrate 106), while the
15 double-polysilicon cell 150 has four operating terminals (select-gate 151, drain 154, source 155, and substrate 156). Note that drain junction 154 is deeper than source junction 155 to increase floating gate 153 to drain 154 overlap capacitance for improved voltage
20 coupling from the drain to the floating gate.

While the programming mechanisms of cell structures 100 and 150 are similar (e.g., source-side injection, shown by the arrows P in Figs. 1A and 1B),
25 their erase operations differ. In the triple-polysilicon cell 100, during erase, the electrons are tunneled from floating gate 103 to drain 104 via a thin gate-dielectric 107. This is shown by the arrow E in Fig. 1A. However, in the double-polysilicon cell 150,
30 the electrons are tunneled from floating gate 153 to select-gate 151 via a thin inter-polysilicon dielectric 158 at a pointed corner of floating gate 153. This is shown by the arrow E in Fig. 1B.

35 The manufacturing process for the double-polysilicon cell 150 is less costly and has a shorter

fabrication cycle time than the triple-polysilicon cell 100, because cell 150 requires one less polysilicon layer and thus fewer masking steps. However, the process development associated with the special sharp
5 tip of the floating gate 153 and the delicate inter-polysilicon dielectric 153 of cell 150 is quite tedious.

An important factor that directly impacts the
10 cell-size and the array-size is the choice of array architecture. In conventional arrays, one bit-line contact is normally required for every two cells. In such "direct contact" arrays, the bit-line contact occupies a substantial portion of the cell area. In an
15 alternative "virtual ground" (or so-called "contactless") array approach, the number of contacts per cell is greatly reduced (typically by a factor of about 10x), hence resulting in smaller cell-size and smaller array-size. However, because of its inherently
20 high bit-line resistance, the virtual-ground array suffers from slower memory access speed.

Memory cells 100 and 150 are single-bit cells (i.e., there is one floating gate in each cell for
25 storing one bit of information). Fig. 2 is a cross-sectional view of a dual-bit triple-polysilicon cell structure 200 disclosed in U.S. Patent 5,278,439 by Ma et al., incorporated herein by reference. Cell structure 200 is a six-terminal cell (select-gate 201,
30 control-gates 202A and 202B, "drain/source" junctions 204 and 205, and substrate 206) with two floating gates 203A and 203B. Each floating gate 203A, 203B stores one bit of information. Structurally, cell 200 is obtained by merging two adjacent mirror-facing single-
35 bit cells of the kind in Fig. 1A so that the source junctions (i.e., source junction 105 in Fig. 1A) and a

select-gate portion (corresponding to channel portion 109 in Fig. 1A) of the merged cells are eliminated. This results in a smaller cell-size per bit. Junctions 204 and 205 are interchangeable in their functions (as
5 a source or a drain) depending on whether the right bit (e.g., information stored in floating gate 203A) or the left bit (e.g., information stored in floating gate 203B) is accessed. Control-gates 202A and 202B are reciprocally identical.

10

A drawback of cell 200 is that it has a longer effective channel-length than the single-bit cell 100. This results in higher channel resistance and thus a lower read-current in the cell. The lower read-current
15 generally results in slower memory access time. Thus, the small cell-size and lower read-current of cell 200 makes this cell suitable for high density memory applications which generally have less stringent memory access time requirements.

20

With memory density and the access speed as the criteria, flash memory applications are generally divided into two commodity categories: (1) for code storage applications in which data access speed has
25 greater importance than memory density, and (2) for mass-storage (or data storage) applications in which memory density has much greater importance than the access speed. Despite the small size of the dual-bit cell 200, its costly triple-polysilicon manufacturing
30 process and complicated six-terminal operations, make it an unattractive option for the cost sensitive high density applications.

The NAND-type flash memory cell approach has
35 become popular for mass-storage applications because of its small cell-size and its relatively simple double-

polysilicon process. However, because its operation requires high voltage in both positive and negative polarities, designing the array decoders to fit within the tight cell-pitch limits future advancement of this technology. Also, because of its small read-current, the NAND-type array is more susceptible to noise immunity and suffers from slow sensing speed, and thus presents a greater challenge in achieving the target operation margins as technology scaling continues.

10

Thus, a new dual-bit cell with a comparable per bit cell-size to that of the NAND-type array but with higher read-current and fewer operating terminals, and which requires a simple process is needed for such applications as mass-storage.

15

SUMMARY OF THE INVENTION

In accordance with the present invention, a double-polysilicon cell structure is capable of storing two bits of information. In one embodiment, the cell structure includes a first junction and a second junction separated by a channel region, the first and second junctions being in a body region. A first and a second floating gates extend over the channel region. A select-gate has a portion located between the two floating gates, and the select-gate extends over at least a portion of each of the two floating gates.

20

25

In another embodiment, the first floating gate extends over a first portion of the channel region and over a portion of the first junction, and the second floating gate extends over a second portion of the channel region and over a portion of the second junction.

30

In another embodiment, each of the first and second floating gates has at least one slanted surface forming a sharp edge.

5 In another embodiment, an inter-polysilicon dielectric layer insulating the first and second floating gates from the select-gate is thinnest between the sharp edge of each of the two floating gates and the select-gate.

10

In another embodiment, the portion of the select-gate between the two floating gates extends over a third portion of the channel region between the first and second channel portions, wherein the first, second, and third portions of the channel region do not overlap with one another, and the first, second, and third channel portions together form the entire channel region between the first and second junctions.

15 20 In another embodiment by applying a first positive voltage to the first junction and a second positive voltage to the select-gate and grounding the second junction and the body region a potential on the first floating gate is decreased through hot-carrier injection mechanism.

25 In another embodiment, by applying a positive voltage to the select-gate and grounding the first junction, the second junction, and the body region a potential of the first floating gate and a potential of the second floating gate are simultaneously increased through tunneling mechanism.

30 In another embodiment, the amount of charge on the first floating gate is detected by applying a first positive voltage to the select-gate, a second positive

voltage to the second junction and grounding the first junction and the body region.

In another embodiment, the amount of charge on the
5 first floating gate is detected by applying a first
positive voltage to the select-gate, a second positive
voltage to the second junction, a third positive voltage
to the first junction, and grounding the body region,
wherein the second positive voltage is greater than the
10 third positive voltage.

In another embodiment, the amount of charge on the
first floating gate is detected by applying a first
positive voltage to the select-gate, a second positive
15 voltage to the second junction, and measuring the voltage
at the first junction while forcing a predetermined amount
of current through the channel region.

In another embodiment, the body region is a first
20 well of a first conductivity type, the first well being
formed in a second well of a second conductivity type
opposite the first conductivity type, the second well
being formed in a substrate region of the first
conductivity type, wherein the first and second junctions
25 are of the second conductivity type. The first well is
capable of being independently biased to a predetermined
positive or negative or zero voltage.

In another embodiment, the at least one slanted
30 surface of each of the first and second floating gates is
either a side surface or a top surface of each of the
first and second floating gates.

In another embodiment, two opposing side surfaces of
35 each of the two floating gates are slanted forming two
sharp edges.

In another embodiment, a top surface of each of the first and second floating gates is bowl-shaped forming two sharp edges.

5

In another embodiment, two opposing side surfaces of each of the two floating gates are slanted and a top surface of each of the two floating gates is bowl-shaped, the combination of the two slanted side surfaces and the bowl-shaped top surface forming two sharp edges.

10

In another embodiment, the cell structure in combination with other similar cell structures forms a virtual ground array, wherein the cells are serially connected along a plurality of rows and columns. The select-gates of the cells along each row are connected together forming a wordline. The first junctions of cells along each column are connected together forming a continuous bitline, and the second junctions of the cells along each column are connected together forming another continuous bitline.

15

20

In accordance with another embodiment of the present invention, a method of forming the memory cell includes: forming a first junction and a second junction in a body region, the first and second junctions being separated by a channel region; forming a first floating gate and a second floating gate over the channel region, each of the first and second floating gates having at least one slanted surface forming a sharp edge; and forming a select-gate over at least a portion of each of the first and second floating gates, the select-gate having a portion between the first and second floating gates.

30

In another embodiment, the method includes: forming an inter-polysilicon dielectric layer for insulating the

35

first and second floating gates from the select-gate, the inter-polysilicon dielectric layer being thinnest between the sharp edge of each of the two floating gates and the select-gate; forming an insulating layer for insulating
5 the first and second floating gates from their underlying channel regions; and forming an insulating layer for insulating the select-gate from its underlying channel region.

10 Other features and advantages of the invention are described below. The invention is defined by the appended claims.

BRIEF DESCRIPTION OF THE DRAWINGS

15 The present invention may be better understood, and its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.

20 Figs. 1A and 1B are cross-section views of two single-bit, source-side injection flash EEPROM cells known in the art.

Fig. 2 is a cross-section view of a six-terminal
25 dual-bit triple-polysilicon source-side injection flash EEPROM cell structure known in the art.

Fig. 3 is a cross-section view of a four-terminal dual-bit double-polysilicon flash EEPROM cell structure
30 in accordance with one embodiment of the present invention.

Figs. 4A-4C are cross-section views of three cell structures, illustrating three different floating gate
35 erase edge shapes.

Figs. 5A and 5B respectively show a layout plan-view and a cross-section view of a dual-bit double-polysilicon cell structure in accordance with an embodiment of the present invention.

5

Fig. 6 is a circuit schematic of one example of a contactless memory array constructed from the Figs. 5A and 5B memory cell.

10

The use of the same reference symbols in the drawings indicates similar or identical items. The drawings are merely illustrative, and do not represent the actual scale or proportions.

15

DESCRIPTION OF PREFERRED EMBODIMENTS

In accordance with the present invention, a double-polysilicon dual-bit cell structure includes two symmetrical floating gates for storing two bits of information. The two floating gates are horizontally separated by a portion of a select-gate. The two floating gates are insulated from the select-gate by an inter-gate dielectric. The inter-gate dielectric is generally thick (to achieve a relatively small capacitance between the floating gates and the select-gate), but has a "weak region" so that during erase-mode electrons can tunnel from the floating gate to the select-gate. The cell also includes a conduction channel beneath and insulated from the two floating gates and the intermediate select-gate portion. The channel is bounded by a pair of source/drain junctions formed in a cell body region. As described below, this is a four-terminal cell.

Fig. 3 shows a cross-section view of a dual-bit flash EEPROM cell structure 300 in accordance with one embodiment of the present invention. Cell structure

300 includes a select-gate 301 extending over at least a portion of two adjacent floating gates 303A and 303B, and having a main select-gate portion between the right and left floating gates 303A and 303B. Floating gates
5 303A and 303B respectively have sharp edges 312A and 312B, and are mirror images of one another. Inter-polysilicon dielectric layers 307A and 307B insulate select-gate 301 from floating gates 303A and 303B, respectively. Inter-polysilicon dielectric 307A, 307B
10 is generally thick, however, for effective electron tunneling between floating gates 303A, 303B and select-gate 301, dielectric 307A, 307B is the thinnest between select-gate 301 and the floating gates' sharp edges 312A, 312B.

15 Cell structure 300 further includes a right junction 304, a left junction 305, and a channel region therebetween. As will be shown below, junctions 304 and 305 serve, interchangeably, as the cell's drain and
20 source terminals. The channel region is divided into three sections 313, 314, and 315 which are under right floating gate 303A, the middle portion of select-gate 301, and left floating gate 303B, respectively. Junctions 304 and 305 are structurally identical and
25 are n-type doped in a p-type semiconductor body region 306. Floating gates 303A and 303B respectively overlap a large portion of junctions 304 and 305, thus forming overlap capacitors 316A and 316B. Overlap capacitors 316A and 316B serve as coupling capacitors for coupling
30 the voltages at junctions 304 and 305 to the respective floating gates. Larger coupling capacitors enable application of smaller biasing voltages to junctions 304 and 305 during erase, programming and read
35 operations.

Gate-oxide layer 310A separates floating gate 303A from the underlying right junction 304 and channel section 313. Similarly, gate-oxide layer 310B (which is identical to gate-oxide 310A) separates floating gate 303B from the underlying left junction 305 and channel section 315. Gate-oxide 309 separates the middle portion of select-gate 301 from channel mid-section 314. Oxide layer 309 may have a thickness different from or similar to oxide layers 310A, 310B.

10

One bit of information can be stored in each of the floating gates 303A and 303B. Hereinafter, "the right bit" and "the left bit" refer to the right half of the cell (which includes floating gate 303A) and the left half of the cell (which includes floating gate 303B), respectively. The portion of select-gate 301 over channel section 314 forms the select transistor portion of cell 300 which is shared by the right and left bits. The channel conduction in the channel mid-section 314 is controlled solely by the voltage applied to select-gate 301. Channel conduction in each of channel sections 313 and 315 is controlled by the resulting electrical potential of floating gates 303A and 303B, respectively. In operation, the electrical potential of each of floating gates 303A, 303B is determined by: (1) the amount of stored charges on the respective floating gates, and (2) the voltage applied to junctions 304 and 305 which couples to the corresponding floating gate through the overlap capacitors 316A and 316B.

The floating gates 303A, 303B are made of first layer polysilicon, and select-gate 301 is made of second layer polysilicon (or silicide, or other metallic gate materials). Cell structure 300 has four terminals, namely, right junction 304, select-gate 301,

left junction 305, and body 306. The cell's programming, read, and erase operations are carried out by applying proper voltages for specific durations to these four active terminals. As will be made more
5 clear below, the body terminal of the cell may be the starting substrate or an internal well.

In erase-mode, as an example, a high-voltage (of about 12V) is applied to select-gate 301, while
10 junctions 304 and 305, and body 306 are held at ground potential. The resultant electrical stress causes electrons to tunnel from floating gates 303A, 303B to select-gate 301. This is shown by arrows denoted as E in Fig. 3. The tunneling takes place at pointed edges
15 312A, 312B of the floating gates. In each cell erase operation, both bits of information stored in cell 300 are erased at the same time. After erase, floating gates 303A, 303B hold positive charges which increase the effective floating gate potential, thus making
20 channel sections 313, 315 highly conductive. The state of both bits of cell 300 is thus set to the logic state of "one".

In programming mode, only one of the two bits can
25 be programmed in a programming cycle. To program the right bit, right junction 304 (which serves as the cell's drain terminal) is biased to a high voltage (e.g., about 6.5V), select-gate 301 is biased to a low voltage (e.g., about 1.5V), while left junction 305
30 (which serves as the cell's source terminal) and body 306 are held at ground potential. Hot-electrons are thus generated in the channel region at the transition point between channel sections 314 and 313. A vertical electric field, set up by the right junction 304
35 voltage (drain voltage in this case), causes a certain portion of the generated hot-electrons to be injected

onto the left-end (source-side in this case) of floating gate 303A. This is shown by the right-pointing arrow P in Fig. 3. The electrical potential of floating gate 303A is thus reduced. As a result, channel section 313 becomes much less conductive, and the logic state of the right bit is thus changed from "one" to "zero". Because the programming action is of source-side injection nature, only a very small channel current, in the order of micro-ampere, is required.

10

The left bit is programmed in a similar but reciprocal manner to the right bit. Left junction 305 (which now serves as the cell's drain terminal) is biased to high voltage (e.g., about 6.5V), select-gate 301 is biased to a small voltage (e.g., about 1.5V), while right junction 304 (which now serves as the cell's source terminal) and body 306 are held at ground potential. Hot-electrons are thus generated in the channel region at a transition point between channel sections 314 and 315. A vertical field, setup by the left junction 305 voltage (drain voltage in this case), causes a certain portion of the generated hot-electrons to be injected onto the right-end (source-side in this case) of floating gate 303B. This is shown by the left-pointing arrow P in Fig. 3. As a result, channel section 315 becomes much less conductive, and thus the logic state of the left bit is changed from "one" to "zero". Note that the current flow in programming the left bit is opposite that in programming the right bit because of the interchangeability of junctions 304 and 305 as the cell's drain and source terminals.

In the programmed and erased states, the floating gate stores a finite but different amounts of positive-charges (or holes) so that the device is to operate in depletion mode at all times. This makes the data

retention more superior to the conventional negative-charges (electrons) storage devices due to the barrier height difference between electrons and holes at the interface of the floating gate and its surrounding oxide.

5

In read-mode, only one of the two bits of cell 300 is to be sensed in each read cycle. In principle, a cell's channel current, under properly biased conditions, reflects the amount of charge stored on a corresponding floating gate. The magnitude of the channel current is weighted by a sense amplifier to detect the logic state of the cell. To read the right bit, the charge storage status of floating gate 303A, which dictates the conduction ability of channel section 313, needs to be detected. About 2.5V is applied to left junction 305 and about 3V (or Vcc) is applied to select-gate 301, while right junction 304 and body 306 are held at ground potential. Under these biasing conditions, if the channel current is relatively large, a logic state of "one" is sensed, and if the channel current is relatively small, a logic state of "zero" is sensed. Note that depending on the sense amplifier's capability and design, cell 300 may be used to store multi-level logic states.

25

Note that in sensing the logic state of an unprogrammed floating gate 303A (the right bit), the amount of charges stored on a programmed floating gate 303B (the left bit) can influence the channel current. This is because of the serial channel effect of the dual-bit cell's three-section channel. As the left bit is programmed, channel section 315 becomes less conductive, which tends to reduce the channel current. However, the 2.5V applied to left junction 305 during read couples favorably onto floating gate 303B to make channel section 315 more conductive so that the logic

35

state of the right bit is reflected dominantly by the conduction ability of channel section 313. Note that if floating gate 303B is programmed too strongly, then the channel current would be cut off despite the coupling from the 2.5V at left junction 305. Accordingly, maintaining the stored charges of a neighboring programmed bit within an optimum charge range is one of the key principles of properly operating the four-terminal dual-bit double-polysilicon cell 300.

The left bit is read in a similar but reciprocal manner to the right bit by applying about 2.5V to right junction 304 and about 3V (or Vcc) to select-gate 301, while left junction 305 and body 306 are held at ground potential. Under these biasing conditions, the magnitude of the channel current (which is dictated by the conduction ability of channel section 315) is weighted by the sense amplifier to determine the logic state of the left bit. Note that for each of the two bits, the direction of channel current flow during read is opposite that during programming.

Tables 1 and 2 below show the cell's biasing conditions for erase, program, and read of the right bit and the left bit, respectively.

TABLE 1
Right Bit Operating Conditions

	Left junction 305 (Source)	Select-Gate	Right junction 304 (Drain)	Body
ERASE	0	12V	0	0
PROGRAM	0	1.5V	6.5V	0
READ	2.5V	3V	0	0

TABLE 2
Left Bit Operating Conditions

5

	Left junction 305 (Drain)	Select-Gate	Right junction 304 (Source)	Body
ERASE	0	12V	0	0
PROGRAM	6.5V	1.5V	0	0
READ	0	3V	2.5V	0

As Tables 1 and 2 illustrate, the cell's three operations are in fact the same for the right and the left bits, even though the biasing of junctions 304 and 305 appear reversed. This is because junctions 304 and 305 are interchangeable in their functions (as a source or a drain) depending on whether the right bit (e.g., information stored in floating gate 303A) or the left bit (e.g., information stored in floating gate 303B) is accessed. The voltages indicted in Tables 1 and 2 are illustrative only and are not intended to be limiting. These voltages may be used for a cell constructed in a 0.35 μ m technology.

Unlike the single-bit cell, performance of the dual-bit cell 300 must be presented in a four-corner matrix in order to cover all the possible logic states of the neighboring bit within cell 300. Table 3 below depicts the read case for the right bit.

Table 3
Read Current of Right-bit

Left-bit Possible States:	"0"	"1"	"0"	"1"
Right-bit Read Current:	7 μ A	7 μ A	46 μ A	53 μ A
When State of Right-bit is:	"0"		"1"	

5

Two read current entries are provided for each of the "0" and "1" states of the right bit. Each read current entry corresponds to either a "0" or a "1" state of the neighboring left bit. Table 3 illustrates that depending on whether the neighboring bit (left bit) is in logic "0" or "1" state the read current of the selected bit (right bit) may slightly vary. This is due to the dual-bit's serial channel effect described above. As shown, for the case of the right bit being in a "0" state, the state of the neighboring left bit does not impact the cell current (i.e., 7 μ A read current for both "0" and "1" neighboring left bit). However, for the case of the right bit being in "1" state, read currents of 46 μ A and 53 μ A are obtained for the left bit being in "0" and "1" states, respectively. Thus, in this example, the cell read current is said to be in the range of 46 μ A to 53 μ A when a bit in the "one" state is being read, and to be 7 μ A when a bit in the "zero" state is being read.

Table 4 below shows three different biasing schemes, Read(A), Read(B), and Read(C), in reading the right bit of cell 300. Same three biasing schemes can be reciprocally applied in reading the left bit.

Table 4
Various Read Schemes of Right-bit

	Left junction 305 (Source)	Select-Gate	Right junction 304 (Drain)	Body
READ (A)	2.5V	3V	0	0
READ (B)	2.5V	3V	1V	0
READ (C)	2.5V	3V	Vdf (at 1 μ A)	0

5 Read(A) and Read(B) biasing are current sensing schemes, while Read(C) is a voltage sensing scheme. Read(A) scheme is previously discussed. Read(B) scheme is similar to Read(A), except that 1V back-bias is applied to right junction 304. In the voltage sensing Read(C) scheme, 2.5V is applied to left junction 305, 3V is applied to the select-gate, and a voltage Vdf is measured at right junction 304 while 1 μ A of current is forced to pass through the cell channel from the left junction 305 to the right junction 304. This is called the "drain follower" voltage sensing technique.

Table 5 below, similar to Table 3, shows the right bit's read current for each of the three Read(A), Read(B), and Read(C) biasing schemes.

Table 5
Right-bit Sensing Under Different Sensing Schemes

Left-bit Possible States:	"0"	"1"	"0"	"1"
Right-bit Sensing:				
Read(A) Scheme:	7 μ A	7 μ A	46 μ A	53 μ A
Read(B) Scheme:	0 μ A	0 μ A	8 μ A	11 μ A
Read(C) Scheme:	0.5V	0.5V	1.4V	1.4V
When State of Right-bit is:	"0"		"1"	

As shown, Read(A) scheme provides the highest cell current (e.g., ranging from $46\mu\text{A}$ to $53\mu\text{A}$) for the case of the right bit being in the "one" state, but provides a non-zero read current (e.g., $7\mu\text{A}$) for the case of the right bit being in the "0" state. With a 1V back-bias at right junction 304, Read(B) scheme provides a smaller cell current (e.g., ranging from $8\mu\text{A}$ to $11\mu\text{A}$) for the case of the right bit being in the "1" state, but completely cuts off the channel current for the case of the right bit being in the "0" state. In the Read(C) scheme, the right bit's "0" and "1" states are represented by V_{df} of 0.5V and 1.4V, respectively (a difference of about 0.9V).

Figs. 4A-4C are cross-section views of three alternative cell structures with three different floating gate edge shapes. In Fig. 4A, two opposing side surfaces of each of the two floating gates are modified so that each floating gate has two symmetrical sharp edges, one at the top right corner and one at the top left corner. Note that the outer sharp edge of each floating gate has little or no impact on the cell operation, but such symmetry simplifies the process steps required in forming the sharp edges. The symmetrical sharp edges are formed by processing uneven dielectric side-wall spacers 401A and 401B on the floating gates' interior and exterior side surfaces so that a sharp and "side-way" pointing polysilicon edge appears at the top right and top left corners of the floating gates.

In Fig. 4B, sharp edges of the floating gates are formed by processing the inter-polysilicon dielectric layer 402 between the floating gates' top surface and select-gate 301 so that the top surface of the floating gates is bowl-shaped. By combining the techniques of Figs. 4A and 4B, much sharper floating gate edges are formed, as depicted in Fig. 4C. In Fig. 4C, the sharp

edges are formed by processing uneven dielectric spacers 401A and 401B on the floating gates' interior and exterior side surfaces, and by processing the inter-polysilicon dielectric layer 402 between the floating gates' top surface and select-gate 301.

Note that the required "weak region" in the inter-polysilicon dielectric of the above-mentioned cell embodiments is formed by physically shaping a floating gate edge through process steps. The weak region can also be obtained by other means, for example, by processing the inter-polysilicon dielectric to have localized "controlled damages" (e.g., through masked high-energy particle beams bombardment), or by applying high-voltage across the inter-polysilicon dielectric so that the dielectric is weakened where electrical discharge occurs; or by using anisotropic (or directionally sensitive) dielectric material between the select-gate and the floating gate.

Figs. 5A and 5B respectively show a layout plan-view 500 and a cross-section view 550 of a dual-bit double-polysilicon cell structure in accordance with an embodiment of the present invention. The cell structure of Figs. 5A and 5B is most suitable for building a contactless (virtual-ground) memory array. Two adjacent floating gates 503A and 503B, from a first polysilicon layer, are formed on top of an H-shaped active region 502. Junctions 505 and 504 form part of the array bitlines which run in parallel along the vertical direction. Junctions 505 and 504 are formed through an n-type implant doping step wherein the outer edge of each of floating gates 503A, 503B is used as a self-aligned bitline implant masking edge. Select-gate 501 forms an array wordline which runs in the horizontal direction, and is from second polysilicon (or silicide) layer. The cell's body region 506 is the starting p-type silicon substrate.

Alternatively, instead of the starting p-type substrate forming the cell body, an "internal p-well" can form the cell body. This requires a triple-well process in which the internal p-well is formed within a deep n-well. In such structure, the cell's body terminal can be independently biased to a desired potential. This advantageously enables use of lower voltages in operating the cell. For example, in the erase-mode, rather than applying 12V to the select-gate, and grounding the body, source, drain terminals, it is now possible to use bipolar voltages of 7V and negative five volts (-5V) respectively applied to the select-gate terminal and the body, source, and drain terminals. Thus, same erase performance is achieved but the on-chip voltage pumping requirements are relaxed, and thus use of low voltage array decoding circuits is made possible.

Fig. 6 shows one possible application of the cell structure depicted in Figs. 5A and 5B. A circuit schematic of a contactless memory array of 4X4 cells capable of storing 32 bits is shown. The bitlines BL-1, BL-23, BL-45, BL-67, BL-8 are formed by connecting the drain or source junctions together along the vertical direction, and the wordlines WL-1 to WL-4 are formed by linking each of the select-gates along the horizontal direction. The erase, program, and read operations of a cell(s) at a selected address are similar to those described above. For example, during erase, a high voltage (e.g., 12V) is applied to the selected wordline, while the body, the bitlines, and all the unselected wordlines are kept at ground potential. All the cells along the same selected row (which defines an "erase sector") are thus erased simultaneously. In a program cycle, typically, a wordline(s) and a pair of bitlines (a drain bitline and a source bitline) are selected. The

selected wordline(s) receives a relatively low voltage (e.g., 1.5V) while the unselected wordlines are set to ground potential. Alternatively, the unselected wordlines can be biased to a negative voltage instead of ground potential. The negative voltage on the unselected wordlines minimizes the drain-to-source channel's subthreshold leakage in the unselected cells along the programming column, and hence improves the cells' program-disturb tolerance.

10

The above described embodiments are merely illustrative of the present invention. Various design changes in the memory cell and array construction and alterations in terminologies or in the operating conditions (with other voltage combinations, for example) of the cell and array will become apparent to those skilled in the art after learning the above disclosure. It is to be understood that the scope of the invention is not limited merely to the above described embodiments.

20

CLAIMS

What is claimed is:

1. A cell structure comprising:
5 a first junction and a second junction separated by a channel region, the first and second junctions being in a body region;
a first and a second floating gates over the channel region, and
10 a select-gate having a portion between the first and second floating gates, the select-gate also extending over at least a portion of each of the two floating gates.
- 15 2. The cell structure of Claim 1 wherein the first floating gate extends over a first portion of the channel region and over a portion of the first junction, and the second floating gate extends over a second portion of the channel region and over a portion of the second junction.
- 20 3. The cell structure of Claim 2 wherein the portion of select-gate between the two floating gates extends over a third portion of the channel region between the first and second channel portions.
- 25 4. The cell structure of Claim 3 wherein the first, second, and third portions of the channel region do not overlap with one another, and the first, second, and third channel portions together form the entire channel region
30 between the first and second junctions.
- 35 5. The cell structure of Claim 2 wherein each of the first and second floating gates has at least one slanted surface forming a sharp edge.

6. The cell structure of Claim 5 further comprising an inter-polysilicon dielectric layer for insulating the first and second floating gates from the select-gate, the inter-polysilicon dielectric layer being thinnest between the sharp edge of each of the two floating gates and the select-gate.

7. The cell structure of Claim 1 wherein the select-gate extends over and beyond the first and second floating gates.

8. The cell structure of Claim 1 further comprising:

an insulating layer for insulating the first and second floating gates from their underlying channel regions; and

an insulating layer for insulating the select-gate from the select-gate's underlying channel region;

9. The cell structure of Claim 1 wherein each of the first and second floating gates is capable of storing one bit of information.

10. The cell structure of Claim 1 wherein by applying a first positive voltage to the first junction and a second positive voltage to the select-gate and grounding the second junction and the body region a potential on the first floating gate is decreased.

11. The cell structure of Claim 10 wherein the potential on the first floating gate is decreased through hot-carrier injection mechanism.

12. The cell structure of Claim 1 wherein by
applying a first positive voltage to the second junction
and a second positive voltage to the select-gate and
grounding the first junction and the body region a
5 potential on the second floating gate is decreased.

13. The cell structure of Claim 12 wherein the
potential on the second floating gate is decreased through
hot-carrier injection mechanism.

10

14. The cell structure of Claim 1 wherein by
applying a positive voltage to the select-gate and
grounding the first junction, the second junction, and the
body region a potential of the first floating gate and a
15 potential of the second floating gate are simultaneously
increased.

15. The cell structure of Claim 14 wherein the
potential of the first floating and the potential of the
20 second floating gate are increased through tunneling
mechanism.

16. The cell structure of Claim 1 wherein the amount
of charge on the first floating gate is detected by
25 applying a first positive voltage to the select-gate, a
second positive voltage to the second junction and
grounding the first junction and the body region.

17. The cell structure of Claim 1 wherein the amount
30 of charge on the first floating gate is detected by
applying a first positive voltage to the select-gate, a
second positive voltage to the second junction, a third
positive voltage to the first junction, and grounding the
body region, wherein the second positive voltage is
35 greater than the third positive voltage.

18. The cell structure of Claim 1 wherein the amount of charge on the first floating gate is detected by applying a first positive voltage to the select-gate, a second positive voltage to the second junction, grounding the body region, and measuring the voltage at the first junction while forcing a predetermined amount of current through the channel region.

19. The cell structure of Claim 1 wherein the body region is a first well of a first conductivity type, the first well being formed in a second well of a second conductivity type opposite the first conductivity type, the second well being formed in a substrate region of the first conductivity type, wherein the first and second junctions are of the second conductivity type.

20. The cell structure of Claim 19 wherein the first well is capable of being independently biased to a predetermined positive or negative or zero voltage.

21. The cell structure of Claim 1 wherein each of the first and second floating gates has at least one slanted surface forming a sharp edge, the at least one slanted surface of each of the first and second floating gates being either a side surface or a top surface of each of the first and second floating gates.

22. The cell structure of Claim 1 wherein two opposing side surfaces of each of the two floating gates are slanted forming two sharp edges.

23. The cell structure of Claim 1 wherein a top surface of each of the first and second floating gates is bowl-shaped forming two sharp edges.

24. The cell structure of Claim 1 wherein two
opposing side surfaces of each of the two floating gates
are slanted and a top surface of each of the two floating
gates is bowl-shaped, the combination of the two slanted
5 side surfaces and the bowl-shaped top surface forming two
sharp edges.

25. The cell structure of Claim 1 wherein the cell
is a source-side injection flash EEPROM cell having four
10 operating terminals, the flash EEPROM cell being capable
of storing two bits of information.

26. The cell structure of Claim 7 in combination
with other similar cell structures forming a virtual
15 ground array, wherein the cells are serially connected
along a plurality of rows and columns, the select-gates of
the cells along each row being connected together forming
a wordline, the first junction of cells along each column
being connected together forming a continuous bitline, and
20 the second junction of the cells along each column being
connected together forming another continuous bitline.

27. The cell structure of claim 1 further comprising
an inter-polysilicon dielectric layer for insulating the
25 first and second floating gates from the select-gate, the
inter-polysilicon dielectric having a weak region so that
electrons can tunnel from the first and second floating
gates to the select-gate.

30 28. A memory array comprising:
a plurality of cells arranged to form rows and
columns of cells, each cell comprising:
a first junction and a second junction separated
by a channel region, the first and second junctions
35 being in a body region;

5 a first floating gate and second floating gate each having at least one slanted surface forming a sharp edge, the first floating gate extending over a first portion of the channel region and over a portion of the first junction, and the second floating gate extending over a second portion of the channel region and over a portion of the second junction;

10 a select-gate extending over and beyond the two floating gates, the select-gate having a portion between the first and second floating gates, the portion of the select-gate extending over a third portion of the channel region between the first and second channel portions, wherein the first, second, 15 and third portions of the channel region do not overlap and together form the entire channel region;

20 an inter-polysilicon dielectric layer insulating the first and second floating gates from the select-gate, the inter-polysilicon dielectric layer being thinnest between the sharp edge of each of the two floating gates and the select-gate; and

25 a gate-dielectric layer insulating the first and second floating gates and the portion of the select-gate from the underlying channel region and the first and second junctions,

30 wherein the cells are serially connected along each row, the select-gates of the cells along each row being connected together forming a wordline, the first junction of the cells along each column being connected together forming a continuous bitline, and the second junction of the cells along each column being connected together forming another continuous bitline.

35 29. The cell structure of Claim 28 wherein in a programming cycle, at least one of the plurality of rows is selected while all other rows are unselected, the

unselected rows being biased to ground or a negative voltage.

30. A method of forming a memory cell, the method
5 comprising:
forming a first junction and a second junction
in a body region, the first and second junctions
being separated by a channel region;
forming a first floating gate and a second
10 floating gate over the channel region, each of the
first and second floating gates having at least one
slanted surface forming a sharp edge; and
forming a select-gate over at least a portion of
each of the first and second floating gates, the
15 select-gate having a portion between the first and
second floating gates.

31. The method of Claim 30 wherein the first
floating gate extends over a first portion of the channel
20 region and over a portion of the first junction, and the
second floating gate extends over a second portion of the
channel region and over a portion of the second junction.

32. The method of Claim 31 wherein the portion of
25 the select-gate extends over a third portion of the
channel region between the first and second channel
portions.

33. The method of Claim 32 wherein the first,
30 second, and third portions of the channel region do not
overlap, and the first, second, and third channel portions
together form the entire channel region between the first
and second junctions.

34. The method of Claim 30 further comprising
35 forming an inter-polysilicon dielectric layer for

insulating the first and second floating gates from the select-gate, the inter-polysilicon dielectric layer being thinnest between the sharp edge of each of the two floating gates and the select-gate.

5

35. The method of Claim 30 further comprising:
forming an insulating layer for insulating the first and second floating gates from their underlying channel regions; and

10

forming an insulating layer for insulating the select-gate from its underlying channel region.

36. The method of Claim 30 wherein the body region is either a p-type substrate or an internal p-well, the
15 internal p-well being formed in a n-type well, the n-type well being formed in a p-type substrate.

**DUAL-BIT DOUBLE-POLYSILICON SOURCE-SIDE INJECTION
FLASH EEPROM CELL**



Chan-Sui Pang

Yueh Yale Ma

5

ABSTRACT OF THE INVENTION

10 A four-terminal dual-bit double-polysilicon
source-side injection flash EEPROM cell, capable of
storing two bits of information includes a right
junction (which can serve as a cell drain or a source),
a left junction (which can serve as a cell source or
15 drain), a select-gate, and two floating gates. The two
floating gates are insulated from the select-gate by an
inter-gate dielectric. The inter-gate dielectric has a
"weak region" so that during erase-mode electrons can
tunnel from the floating gate to the select-gate. The
20 two bits in the cell are to be separately read or
programmed, but are to be erased simultaneously.
Programming of each bit is achieved through hot-carrier
injection, while simultaneous erase of the two bits is
achieved through electron-tunneling.






FIG. 2 (Related art)




FIG. 3




FIG. 4A




FIG. 4B






FIG. 4C

660747-1/0450






FIG. 6

DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below adjacent to my name.

I believe I am the original, first and joint inventor of subject matter (process, machine, manufacture, or composition of matter, or an improvement thereof) which is claimed and for which a patent is sought by way of the application entitled

DUAL-BIT DOUBLE-POLYSILICON SOURCE-SIDE INJECTION FLASH EEPROM CELL

which (check) ☒ is attached hereto.
☐ and is amended by the Preliminary Amendment attached hereto.
☐ was filed on _____ as Application Serial No. _____
☐ and was amended on ____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

Prior Foreign Application(s)			Priority Claimed	
Number	Country	Day/Month/Year Filed	Yes	No
N/A			<input type="checkbox"/>	<input type="checkbox"/>

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

Provisional Application Number	Filing Date
N/A	

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or PCT international application(s) designating the United States of America listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior application(s) in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information, which is material to patentability as defined in

Title 37, Code of Federal Regulations, § 1.56, which became available between the filing date of the prior application(s) and the national or PCT international filing date of this application:

Application Serial No.	Filing Date	Status (patented, pending, abandoned)
N/A		

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the United States Patent and Trademark Office connected therewith:

Alan H. MacPherson (24,423); Brian D. Ogonowsky (31,988); David W. Heid (25,875); Norman R. Klivans (33,003); Edward C. Kwok (33,938); David E. Steuber (25,557); Michael Shenker (34,250); Stephen A. Terrile (32,946); Peter H. Kang (40,350); Ronald J. Meetin (29,089); Ken John Koestner (33,004); Omkar K. Suryadevara (36,320); David T. Millers (37,396); Kent B. Chambers (38,839); Michael P. Adams (34,763); Robert B. Morrill (43,817); Michael J. Halbert (40,633); Gary J. Edwards (41,008); William B. Tiffany (41,347); James E. Parsons (34,691); Daniel P. Stewart (41,332); Philip W. Woo (39,880); John T. Winburn (26,822); Tom Chen (42,406); Fabio E. Marino (43,339); William W. Holloway (26,182); Don C. Lawrence (31,975); Marc R. Ascolese (42,268); Carmen C. Cook (42,433); David G. Dolezal (41,711); Roberta P. Saxon (43,087); Bernice Chen (42,403); Mary Jo Bertani (42,321); Dale R. Cook (42,434); Sam G. Campbell (42,381); Matthew J. Brigham (44,047); Hugh H. Matsubayashi (43,779); Margaret M. Kelton (44,182); Joseph T. VanLeeuwen (44,383); Patrick D. Benedicto (40,909); T.J. Singh (39,535); Shireen Irani Bacon (40,494); Rory G. Bens (44,028); George Wolken, Jr. (30,441); John A. Odozynski (28,769); Cameron K. Kerrigan (44,826); Barmak S. Sani (45,068); Kenneth C. Brooks (38,393); Paul E. Lewkowicz (Reg. No. 44,870); and Theodore P. Lopez (44,881).

Please address all correspondence and telephone calls to:

Barmak S. Sani
Attorney for Applicant(s)
SKJERVEN, MORRILL, MacPHERSON, FRANKLIN & FRIEL LLP
25 Metro Drive, Suite 700
San Jose, California 95110-1349

Telephone: 408-453-9200
Facsimile: 408-453-7979

I declare that all statements made herein of my own knowledge are true, all statements made herein on information and belief are believed to be true, and all statements made herein are made with the knowledge that whoever, in any matter within the jurisdiction of the Patent and Trademark Office, knowingly and willfully falsifies, conceals, or covers up by any trick, scheme, or device a material fact, or makes any false, fictitious or fraudulent statements or representations, or makes or uses any false writing or document knowing the same to contain any false, fictitious or fraudulent statement or entry, shall be subject to the penalties including fine or imprisonment or both as set forth under 18

U.S.C. 1001, and that violations of this paragraph may jeopardize the validity of the application or this document, or the validity or enforceability of any patent, trademark registration, or certificate resulting therefrom.

Full name of first joint inventor:		YUEH YALE MA	
Inventor's Signature:	<i>Yueh Y. Ma</i>	Date:	Dec 10, 1999
Residence:	Los Altos Hills, California		
Post Office Address:	12471 Barley Hill Los Altos Hills, CA 94024	Citizenship:	U.S.

Full name of second joint inventor:		CHAN-SUI PANG	
Inventor's Signature:	<i>Chan Sui Pang</i>	Date:	Dec 10, 1999
Residence:	Sunnyvale, California		
Post Office Address:	1078 Fuchsia Drive Sunnyvale, CA 94086	Citizenship:	U.S.